OpenTech
 
          【防治詐騙,請會員提高警覺!】OPENTECH絕不會以電話主動要求您操作ATM完成任何設定,也不會請您提供信用卡資訊操作任何分期付款事宜!若接到疑似詐騙電話,請與我們確認或撥打警政署165反詐騙專線查證,以確保您的購書安全。
帳號:
密碼:
記住帳號
(Join)
(Forget)
登入
關於全華
最新消息
經銷書局
策略聯盟
聯絡我們
 
 
※習題解答或教學配件,僅提供教師教學使用,恕無法提供一般讀者。
 
 

NG商品--DIGITAL DESIGN AND COMPUTER ARCHITECTURE

作(譯)者:

HARRIS

定 價:NT$600
一般會員價:NT$354
一般折扣:59折
熱賣中,約7個工作天內寄出

人氣指數: ★★★★★

出版商:
出版日:2007/1/1
膠裝 / 569頁



 



■ 內容簡介
Digital Design and Computer Architecture is designed for courses that combine digital logic design with computer organization/architecture or that teach these subjects as a two-course sequence. Digital Design and Computer Architecture begins with a modern approach by rigorously covering the fundamentals of digital logic design and then introducing Hardware Description Languages (HDLs). Featuring examples of the two most widely-used HDLs, VHDL and Verilog, the first half of the text prepares the reader for what follows in the second: the design of a MIPS Processor. By the end of Digital Design and Computer Architecture, readers will be able to build their own microprocessor and will have a top-to-bottom understanding of how it works--even if they have no formal background in design or architecture beyond an introductory class. David Harris and Sarah Harris combine an engaging and humorous writing style with an updated and hands-on approach to digital design.

■ 目錄
Table of Contents



1 From Zero to One

1.1 The Game Plan

1.2 The Art of Managing Complexity

1.3 The Digital Abstraction

1.4 Number Systems

1.5 Logic Gates

1.6 Logic Levels

1.7 CMOS Transistors

1.8 Power Consumption

1.9 Summary and A Look Ahead



2 Combinational Logic Design

2.1 Introduction

2.2 Boolean Equations

2.3 Boolean Algebra

2.4 From Logic to Gates

2.5 Multilevel Combinational Logic

2.6 X''s and Z''s, Oh My

2.7 Karnaugh Maps

2.8 Combinational Building Blocks

2.9 Timing

2.10 Summary



3 Sequential Logic Design

3.1 Introduction

3.2 Latches and Flip-Flops

3.3 Synchronous Logic Design

3.4 Finite State Machines

3.5 Timing of Sequential Logic

3.6 Parallelism

3.7 Summary



4 Hardware Description Languages

4.1 Introduction

4.2 Combinational Logic

4.3 Structural Modeling

4.4 Sequential Logic

4.5 More Combinational Logic

4.6 Finite State Machines

4.7

Parameterized Modules

4.8 Testbenches

4.9 Summary



5 Digital Building Blocks

5.1 Introduction

5.2 Arithmetic Circuits

5.3 Number Systems

5.4 Sequential Building Blocks

5.5 Memory Arrays

5.6 Logic Arrays

5.7 Summary



6 Architecture

6.1 Introduction

6.2 Assembly Language

6.3 Machine Language

6.4 Programming

6.5 Addressing Modes

6.6 Lights, Camera, Action: Compiling, Assembling, and Loading

6.7 Odds and Ends

6.8 Real World Perspective: IA-32 Architecture

6.9 Summary



7 Microarchitecture

7.1 Introduction

7.2 Performance Analysis

7.3 Single-Cycle Processor

7.4 Multicycle Processor

7.5 Pipelined Processor

7.6 HDL Representation

7.7 Exceptions

7.8 Advanced Microarchitecture

7.9 Real World Perspective: IA-32 Microarchitecture

7.10 Summary



8 Memory Systems

8.1 Introduction

8.2 Memory System Performance Analysis

8.3 Caches

8.4 Virtual Memory

8.5 Memory-Mapped I/O

8.6 Real World Perspective: IA-32 Memory and I/O Systems

8.7 Summary



Appendix A Digital System Implementation

A.1 Introduction

A.2 74xx Logic

A.3 Programmable Logic

A.4 Application-Specific Integrated Circuits

A.5 Data Sheets

A.6 Logic Families

A.7 Packaging and Assembly

A.8 Transmission lines

A.9 Economics



Appendix B MIPS Instructions


 
全華網路書店 版權所有 Copyright © since 2006 OpenTech Internet Bookstore. All rights reserved.
TEL: +886-2-2262-5666 轉 311  Fax: +886-2- 2262-0900  Add: 23671 新北市土城區忠義路21號
查看購物車 | 會員登入 | 加入會員(Join)

OpenTech會員連結Facebook帳號說明


本網站僅提供以Facebook帳號連結OpenTech會員資料,以達快速登入之服務。

您在Facebook上的個人資料,是由Facebook管理,本網站不能也不會取得您的Facebook密碼,請放心使用。

一組Facebook帳號只能連結一位OpenTech會員。

若要取消與Facebook帳號之連結,請至Facebook網站設定。

本網站可隨時停止使用Facebook帳號登入之服務。


繼續使用 

OpenTech會員連結Facebook帳號


OpenTech會員帳號:

OpenTech會員密碼:


  

請稍候...


搶先閱讀(請先登入會員)

■ 本書優點特色

Panel content

■ 內容簡介

Panel content

■ 目錄

Panel content